

FIG. 1 is a block diagram of a system 100. The system 100 includes a CPU 22, a MEMORY 28, a GRAPHICS CHIP 20, and a VIDEO IN 12. The CPU 22 is connected to the GRAPHICS CHIP 20 via a bus 24. The MEMORY 28 is connected to the GRAPHICS CHIP 20 via a bus 26. The VIDEO IN 12 is connected to the GRAPHICS CHIP 20 via a bus 27. The GRAPHICS CHIP 20 is connected to a VIDEO OUT 32 via a bus 30. The GRAPHICS CHIP 20 is also connected to an AUDIO IN 34 via a bus 36 and to an AUDIO OUT 38 via a bus 40.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

WINDOW
OPERATION
[31:30]

WORD 0

WIN FORMAT [29:26]		WINDOW MEMORY START [25:0]			
WIN LAYER [31:28]	WINDOW MEMORY PITCH [27:16]		WINDOW COLOR [15:0]		
	WINDOW ALPHA [29:22]	H D	WINDOW Y-END [20:11]	H D	WINDOW Y-START [9:0]
NOT USED [31:27]	BLANK START PIXEL [25:22]		H D	WINDOW X-SIZE [20:11]	H D
					WINDOW X-START [9:0]

WORD 2
ALPHA TYPE
[31:30]

WORD 3
WINDOW
FILTER
ENABLE
[26]

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10





FIG. 11

all other things being equal, the more the better.

MEMORY CLOCK



CLUT MEMORY REQUEST



CLUT MEMORY WRITE



CLUT MEMORY DATA



FIG. 12




FIG. 13




FIG. 14




FIG. 15

FIG. 16 is a diagram illustrating a memory structure and its operation. The diagram shows a sequence of memory cells, each represented by a rectangular box. The first sequence of cells is labeled "START ADDRESS" and "610". A "READ POINTER" (612) is shown pointing to the first cell of this sequence. An arrow indicates a transition to a second sequence of cells, which is labeled "NEW START ADDRESS" and "614". This second sequence is divided into two parts: a shaded region (616) and an unshaded region (618). A "READ POINTER" (612) is shown pointing to the first cell of the unshaded region (618). A third sequence of cells is shown below the second, labeled "START ADDRESS" and "610".




FIG. 16




FIG. 17

FIG. 18 is a block diagram of a video decoder 50. The video decoder 50 includes an ADC 700, a CHROMA LOCKED SRC 708, an ADAPTIVE 2H COMB FILTER / CHROMA DEMODULATOR / LUMA PROCESSOR 710, a LINE LOCKED SRC 712, and a TIME BASE CORRECTOR 714. The video decoder 50 also includes a VIDEO DECODER 716.




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33

FIG. 34 is a timing diagram illustrating the operation of the system. The diagram shows the relationship between the Continuous CPU Service Request, the Timer, the CPU High Priority, the CPU Low Priority, and the CPU Service. The time axis is marked from t0 to t9. The Continuous CPU Service Request is a continuous signal. The Timer is a periodic signal with a period labeled 'Interval'. The CPU High Priority is a signal that is active during the high priority periods of the timer. The CPU Low Priority is a signal that is active during the low priority periods of the timer. The CPU Service is a signal that is active during the low priority periods of the timer.




FIG. 34

FIG. 35 is a timing diagram illustrating the execution of a task sequence. The diagram shows the execution of a task sequence over time, with the task sequence being executed in a sequence of steps. The task sequence is executed in a sequence of steps, with the task sequence being executed in a sequence of steps.




FIG. 35




FIG. 36




FIG. 37